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Abstract-This paper presents a small-signal analysis of the
power stage of a tapped-inductor pulse-width modulated (PWM)
buck dc-dc converter, operating in continuous-conduction mode
(CCM). Using the circuit averaging technique, the small-signal
model of the power stage is developed. The derivation of
duty cycle-to-output voltage and input-to-output voltage transfer
functions are presented. An example tapped inductor buck dc-
dc converter is considered. The time-domain and frequency-
domain characteristics of the converter are analyzed, illustrated,
and discussed. The theoretical results are validated using circuit
simulations.
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Fig. 1. Circuit of the PWM tapped-inductor buck converter.
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n = 1 + N. By the principle of circuit averaging, the switch
current and diode voltage waveforms are averaged over one
switching time interval. The average diode voltage is
VD = DVI
D + n(l- D)
Vd = kId + k2Vi
and the small-signal switch current is
is = k3io + k4d,
where the coefficients k l , k2, k3, and k4 are
nVI
kl = [D + (1 - D)n]2'
and the average switch current is
DIoIs=-----,-------,---
D + n(l- D)
The switch can be replaced by a current-controlled current
source and the diode by a voltage-controlled voltage source.
A time-varying, nonlinear, large-signal model is obtained by
perturbing the dc and low-frequency model [13] - [16]. The
averaged linear small-signal model is obtained by eliminating
the high-order non-linear terms from large-signal model. The
linear small-signal model of tapped-inductor buck converter is
shown in Fig. 2. The small-signal diode voltage is
I. INTRODUCTION
Wide conversion ratio power electronic converters are at-
tractive in a variety of applications, such as point-of-Ioad
power distribution system, data center power supplies, and
solar photovoltaic modules. The tapped-inductor buck con-
verter offers a higher voltage step-down than that of the tradi-
tional buck converter [1], [2]. The steady-state analysis of the
common-diode tapped-inductor buck converter was analyzed
in [3]. This paper presents the derivation of its small-signal
model, and subsequently, its power stage transfer functions
such as duty cycle-to-output voltage and input voltage-to-
output voltage. The small-signal model of the converter has
been derived using circuit averaging technique, where the
nonlinear switching network is replaced by a linearized two-
port network of controlled voltage and current sources [5]-
[16]. The transient and frequency-domain characteristics of
the converter are analyzed using the design of an example
tapped-buck circuit topology and are verified though circuit
simulations.
II. AVERAGED, LINEAR, SMALL-SIGNAL MODEL
Fig. 1 shows the basic circuit of the PWM tapped-inductor
dc-dc buck converter. The converter is supplied by a voltage
source VI to produce a dc output voltage Vo. The switching
frequency is Is and duty cycle is D. The load resistance is
RL. The tapped inductor comprises of an ideal transformer
with turns ratio N = NI!N 2 and its magnetizing inductance
L in parallel with secondary winding. The filter capacitor is
C with equivalent series resistance re. The turns ratio of total
number of turns to number of turns in the primary winding is
978-1-5386-4881-0/18/$31.00 ©2018 IEEE
and
Fig. 2. Small-signal model of the PWM tapped-inductor buck converter
obtained by circuit averaging technique. (15)
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(17)
R L [1 + N(1 - 2D)]
L DN
r + RL 1 + N(1 - 2D)
LC(RL + re) 1 + N(1 - D) ,Wo =
B. Input Voltage-to-Output Voltage Transfer Function M v
The input voltage-to-output voltage transfer function is
obtained by setting d = 0 in Fig. 2. The input voltage-to-
output voltage transfer function in s-domain as
M () - Vo(s) I -M s+wznv s - () - vx 2 2Vi S d=io=O S + 2~wos + Wo
s
1 + - (23)
M Wzn
- vo (~) 2 + 2~s + 1 '
Wo Wo
k1(1- Nk3 )
wzp = LNk4
where N = n - 1.
and the angular frequency of the right-half plane zero is
current transfer function in s-domain is
T (s) = vo(s) I = T x (s + wzn)(s - wzp )
p d(s) vi=io=O p s2+2~woS+w5
(1+ _s) (1 __s )
_ T Wzn wzp
- po (~) 2 + 2~s + 1 '
Wo Wo
where the dc gain Tpo is
T = _ RLk1 = _ R LVI N + 1
po R L + T RL + r [1 + (1 - D)N]2 .
From [4] the dc voltage gain is given by
M = Vo = D
VDe VI 1+N(1-D)"
Substituting (16) into (15) results into
T __ RLVo N + 1
po - RL + r D[1 + (1 - D)N]
The high-frequency gain Tpx is
T __ k4NRLTe VoTe N(N + 1)
px - R L + re R L + re [1 + (1 - D)N]2 ,
the angular corner frequency or the angular undamped natural
frequency is
the damping ratio is
~ = L + C(1 - Nk3 ) [rRL + rc(r + RL)]
2JLC(RL + rc)(r + RL)(1 - Nk3 )
L[l+N(1-D)]+C[l+N(1-2D)] [rRL+re(r+RL)]
2JLC(RL+re) (T+RL) [l+N(1-2D)][l+N(1-D)] ,
the angular frequency of the left-half plane zero is
1
Wzn = Te C '
+
Vo
(9)
(7)
(8)
(6)
n10k4 = -=--------,--------,------:-:::-[D + (1 - D)n]2'
D
k2 = k3 = D + (1 - D)n'
T = DrDs + (1 - D)RF + rL,
and
The equivalent averaged resistance r connected in series
with the secondary winding is [1], [2]
where T DS is the ON-resistance of the switch, RF is the diode
forward resistance, and TL is the total parasitic resistance of
the tapped inductor.
III. DERIVATION OF TRANSFER FUNCTIONS
The small-signal model of the PWM buck-boost converter
is shown in Fig. 2. The resulting state equations required to
derive the transfer functions are as follows. The impedance in
the inductor and capacitor branch are lumped and represented
as
1 RL (re+ S~)
Z2=RLII(Tc + SC) = l' (10)
RL +re + sC
The current through the parallel combination of the load
resistor and the filter capacitor branch is
v
iZ2 = Z: = il - i 2 = il - Ni s · (11)
Applying Kirchhoff's voltage law
k1d+k2Vi=ilZl+ (;2 +1)Vo. (12)
Applying Kirchhoff's current law
is = k3 i o + k4 d. (13)
A. Duty Cycle-to-Output Voltage Transfer Function Tp
The duty cycle-to-output voltage transfer function is ob-
tained by setting Vi = 0 in Fig. 2. The control-to-inductor
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Fig. 3. Theoretically obtained magnitude and phase plots of Tp transfer Fig. 5. Theoretically obtained magnitude and phase plots of M v transfer
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Fig. 4. Plots of magnitude and phase of Tp transfer function obtained using
SABER simulator.
Fig. 6. Plots of magnitude and phase of M v transfer function obtained using
SABER simulator.
the dc gain M vo is
M _ k2RL RL D
vo - r + R L r + R L 1 + N(l _ D) , (25)
and the angular frequency of the left-half plane zero is given
in (21).
IV. RESULTS
The following specifications were considered for the analy-
sis on the tapped-inductor buck converter: supply voltage VI =
12 V, output voltage Vo = 5 V, output power Po = 10 W, load
resistance R L = 2,5 D, switching frequency fs = 100 kHz,
inductance to ensure CCM operation L = 150 p,H, and filter
capacitance C = 170 p,F. Duty cycle D is 0.588, The turns
ratio N = NdN2 = 1 to give n = 2, The equivalent series
where
M vx =
(1 - Nk3)k2RLrc
L(RL + rC)
DRLrc 1 + N(l - 2D)
L(RL + rc) [1 + N(l - D)J2'
(24)
resistance of the capacitor is rc = 1 mD and the equivalent
averaged resistance r >::::: 0.1 D,
Fig, 3 shows the theoretically obtained magnitude and phase
plots of duty cycle-to-output voltage transfer function Tp . The
gain at dc and low-frequencies is nearly Tpo = 21.3 dB =
11.6 V IV, The natural corner frequency of the second-order
low-pass filter formed by the inductor, capacitor, and load
resistor is fo = 767,6 Hz. The left-half plane (LHP) zero is
fzn = wzn /27r = 18.724 kHz, The right-half plane (RHP) zero
is fz p = wzp /27r = 3.7 kHz, The circuit of tapped-inductor
was constructed on SABER circuit simulator. The theoretical
result was validated using the simulator. Fig. 4 shows the plots
of magnitude and phase of Tp transfer function obtained using
SABER circuit simulator,
Fig, 5 shows the theoretically obtained magnitude and
phase plots of input voltage-to-output voltage transfer function
M v . The gain at dc and low-frequencies is nearly Mvo =
-7,92 dB = 0.4018 V IV. The theoretical result was validated
using SABER circuit simulator. Fig, 6 shows the plots of
magnitude and phase of M v transfer function obtained using
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Fig. 7. Theoretical response of the output voltage va for a step change in
duty cycle by t::.D = 0.1.
Fig. 9. Theoretical response of the output voltage va for a step change in
input voltage by t::.VI = 1.
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Fig. 8. Response of the output voltage va for a step change in duty cycle
by t::.D = 0.1 obtained by SABER simulator.
SABER circuit simulator.
Fig. 7 shows the theoretically obtained response of the
output voltage va for a step change in duty cycle by 6.D =
0.1. Fig. 8 shows the response of the output voltage va
for a step change in duty cycle by 6.D = 0.1 obtained
by SABER simulator. The undershoot in the output voltage
response was observed due to the presence of the RHP zero
at fz p = wzp /21f = 3.7 kHz.
Similar analysis was performed for the input voltage-to-
output voltage transfer function. The theoretically obtained and
simulated responses of the output voltage for step change in
the input voltage by 6.VI = 1 V are shown in Figs. 9 and 10.
A good agreement between theoretical and simulation results
was observed.
V. CONCLUSIONS
This paper has presented the derivation of the duty cycle-
to-output voltage and the input voltage-to-output voltage
transfer functions of the common-diode tapped-inductor buck
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Fig. 10. Response of the output voltage va for a step change in input voltage
by t::. VI = 1 obtained by SABER simulator.
pulse-width modulated (PWM) dc-dc converter in continuous-
conduction mode. The transfer functions have been derived
using the small-signal model obtained by circuit averaging
technique. An example converter was designed and simulated
to validated the theoretically derived transfer functions. Ex-
cellent agreement between theoretical and simulations results
were observed. The tapped-inductor buck converter is a non-
minimum phase system as it exhibits a right-half plane (RHP)
zero in its duty cycle-to-output voltage transfer function.
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